sv2v/test/lex/macro_whitespace.sv

13 lines
163 B
Systemverilog

`define FOO(a, b) ((a)+(b))
module top;
initial begin
$display(`FOO
(
1
,
2
));
end
endmodule