sv2v/test/lex/macro_arg_escape.sv

6 lines
89 B
Systemverilog

module top;
`define PRINT(str) initial $display(`"str`");
`PRINT(a)
`PRINT(\\)
endmodule