sv2v/test/lex/block_comment.v

4 lines
51 B
Verilog

module top;
initial $display("foo");
endmodule