mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
9 lines
198 B
Verilog
9 lines
198 B
Verilog
module top;
|
|
parameter foo_1 = { 3'b010, 2'b01, 4'b0000 };
|
|
parameter foo_0 = { 3'b001, 2'b00, 4'b0010 };
|
|
initial begin
|
|
$display(foo_0);
|
|
$display(foo_1);
|
|
end
|
|
endmodule
|