mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
9 lines
144 B
Verilog
9 lines
144 B
Verilog
module top;
|
|
initial begin
|
|
$display(1'b0);
|
|
$display(1'b0);
|
|
$display(1'b1);
|
|
$display(1'b0);
|
|
end
|
|
endmodule
|