mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
16 lines
231 B
Systemverilog
16 lines
231 B
Systemverilog
module top;
|
|
logic x = 1;
|
|
foo f(x);
|
|
endmodule
|
|
|
|
interface foo(input logic x);
|
|
bar a(x);
|
|
bar b(~x);
|
|
endinterface
|
|
|
|
interface bar(input logic x);
|
|
initial begin
|
|
$display("bar got %b", x);
|
|
end
|
|
endinterface
|