sv2v/test/warning/module.sv

5 lines
79 B
Systemverilog

module Module;
Interface intf();
assign intf.x = Package::X;
endmodule