Files

5 lines
66 B
Systemverilog

module top;
real r = 3.14;
initial $display(r);
endmodule