mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-29 09:09:47 +02:00
7 lines
113 B
Verilog
7 lines
113 B
Verilog
module sv2v_dumper;
|
|
initial begin
|
|
$dumpfile(`TEST_VCD);
|
|
$dumpvars(1, top);
|
|
end
|
|
endmodule
|