mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-01 01:56:23 +02:00
4 lines
50 B
Verilog
4 lines
50 B
Verilog
module top;
|
|
initial $display("hi");
|
|
endmodule
|