mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
Zachary Snow
5fd21ebfb0
- support for additional assignment statements in loop initializations - greatly improved error messaging in these contexts - decl parser takes in the ending token; significant related refactoring - pass through elaboration system tasks - removed non-blocking assignment operator precedence hack - preliminary nosim test suite for features unsupported by iverilog
5 lines
141 B
Systemverilog
5 lines
141 B
Systemverilog
// pattern: instantiation_extra_comma\.sv:3:18: Parse error: expected instantiation before ','
|
|
module top;
|
|
example a(), , b();
|
|
endmodule
|