mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
- general refactoring in decl parsing - restrict charge strength to trireg - require const vars to be initialized - forbid const net declarations - disallow run-on declarations in packages and classes
5 lines
172 B
Systemverilog
5 lines
172 B
Systemverilog
// pattern: drive_strength_uninit\.sv:3:30: Parse error: net with drive strength declaration is missing initialization
|
|
module top;
|
|
wire (supply0, supply1) x;
|
|
endmodule
|