mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-01 10:06:19 +02:00
6 lines
97 B
Verilog
6 lines
97 B
Verilog
module Example(a, b);
|
|
input wire [1:0] a;
|
|
output wire b;
|
|
assign b = !(&a);
|
|
endmodule
|