mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-03 16:39:06 +02:00
6 lines
99 B
Systemverilog
6 lines
99 B
Systemverilog
module Example(a, b);
|
|
input logic [1:0] a;
|
|
output logic b;
|
|
assign b = !(&a);
|
|
endmodule
|