mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-01 01:56:23 +02:00
- test deprecated flags - test struct const edge cases - test implicit net edge cases - test dump-prefix
7 lines
132 B
Verilog
7 lines
132 B
Verilog
module top;
|
|
localparam P = 32'd1;
|
|
localparam Q = 32'd3;
|
|
localparam R = 832'b0;
|
|
initial $display(P, Q, R);
|
|
endmodule
|