mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
15 lines
316 B
Systemverilog
15 lines
316 B
Systemverilog
module top;
|
|
// The below blocks must be named when converted to Verilog-2005 because it
|
|
// contains a data declaration.
|
|
initial begin
|
|
integer i;
|
|
i = 1;
|
|
$display("%08d", i);
|
|
end
|
|
initial begin
|
|
integer i;
|
|
i = 1;
|
|
$display("%08d", i);
|
|
end
|
|
endmodule
|