mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
4 lines
45 B
Verilog
4 lines
45 B
Verilog
module top;
|
|
Example example();
|
|
endmodule
|