mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
19 lines
278 B
Systemverilog
19 lines
278 B
Systemverilog
interface Interface;
|
|
logic x;
|
|
endinterface
|
|
|
|
module Module (
|
|
Interface p
|
|
);
|
|
typedef struct packed {
|
|
integer p;
|
|
} S;
|
|
S s = '{ p: 1 };
|
|
initial $display("%0d %0d", s, s.p);
|
|
endmodule
|
|
|
|
module top;
|
|
Interface intf();
|
|
Module mod(intf);
|
|
endmodule
|