mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
7 lines
123 B
Verilog
7 lines
123 B
Verilog
module Example(
|
|
input wire signed [31:0] inp,
|
|
output wire signed [31:0] out
|
|
);
|
|
assign out = inp * 2;
|
|
endmodule
|