mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
9 lines
150 B
Systemverilog
9 lines
150 B
Systemverilog
module top;
|
|
function automatic bit foo;
|
|
input integer x;
|
|
// no return
|
|
endfunction
|
|
bit x;
|
|
assign x = foo(0);
|
|
endmodule
|