mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-02 19:29:42 +02:00
8 lines
130 B
Verilog
8 lines
130 B
Verilog
module top;
|
|
genvar i;
|
|
generate
|
|
for (i = 1; i < 32; i = i + 1)
|
|
mod #(i) m();
|
|
endgenerate
|
|
endmodule
|