mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 17:31:40 +02:00
11 lines
180 B
Verilog
11 lines
180 B
Verilog
module top;
|
|
reg [3:0] t;
|
|
initial begin : blk
|
|
reg [4:0] x;
|
|
t = 1'sb1;
|
|
x = t;
|
|
$display("%b", t);
|
|
$display("%b", x);
|
|
end
|
|
endmodule
|