mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
9 lines
170 B
Verilog
9 lines
170 B
Verilog
module top;
|
|
initial $display("%b", 2'b11);
|
|
generate
|
|
if (1) begin : blk2
|
|
initial $display("%b", 3'b111);
|
|
end
|
|
endgenerate
|
|
endmodule
|