mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
3 lines
113 B
Systemverilog
3 lines
113 B
Systemverilog
`define INPUTS inp1, inp2
|
|
`define OUTPUTS out1, out2, out3, out4, out5, out6, out7, out8, out9, outA, outB, outC
|