mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 01:18:10 +02:00
qcorradi
485ffffa01
* Fixing a bug where always_* are not converted when attributed * Added tests and updated Changelog for the attributed always_* fix
11 lines
190 B
Verilog
11 lines
190 B
Verilog
module top;
|
|
reg a, b, c;
|
|
(* test *) always @(posedge a)
|
|
c <= b;
|
|
(* test *) always @*
|
|
if (c)
|
|
b <= 1;
|
|
(* test *) always @*
|
|
a = b;
|
|
endmodule
|