mirror of https://github.com/zachjs/sv2v.git
release v0.0.4
This commit is contained in:
parent
8d37db30e5
commit
f2ccebd58e
|
|
@ -54,7 +54,7 @@ defaultJob = Job
|
||||||
, verbose = nam "verbose" &= help "Retain certain conversion artifacts"
|
, verbose = nam "verbose" &= help "Retain certain conversion artifacts"
|
||||||
}
|
}
|
||||||
&= program "sv2v"
|
&= program "sv2v"
|
||||||
&= summary ("sv2v v0.0.3 (" ++ shortGitHash ++ ")")
|
&= summary ("sv2v v0.0.4 (" ++ shortGitHash ++ ")")
|
||||||
&= details [ "sv2v converts SystemVerilog to Verilog."
|
&= details [ "sv2v converts SystemVerilog to Verilog."
|
||||||
, "More info: https://github.com/zachjs/sv2v"
|
, "More info: https://github.com/zachjs/sv2v"
|
||||||
, "(C) 2019-2020 Zachary Snow, 2011-2015 Tom Hawkins" ]
|
, "(C) 2019-2020 Zachary Snow, 2011-2015 Tom Hawkins" ]
|
||||||
|
|
|
||||||
|
|
@ -1,7 +1,7 @@
|
||||||
cabal-version: 2.4
|
cabal-version: 2.4
|
||||||
|
|
||||||
name: sv2v
|
name: sv2v
|
||||||
version: 0.0.3
|
version: 0.0.4
|
||||||
synopsis: SystemVerilog to Verilog conversion
|
synopsis: SystemVerilog to Verilog conversion
|
||||||
description:
|
description:
|
||||||
A tool for coverting SystemVerilog to Verilog. Originally forked from the
|
A tool for coverting SystemVerilog to Verilog. Originally forked from the
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue