mirror of https://github.com/zachjs/sv2v.git
release v0.0.2
This commit is contained in:
parent
b2504afe71
commit
da087cc2c1
|
|
@ -35,7 +35,11 @@ All of sv2v's dependencies are free and open-source.
|
|||
|
||||
### Pre-built binaries
|
||||
|
||||
We plan on releasing pre-built binaries in the future.
|
||||
Binaries for Linux and macOS are available on the [releases page]. If your
|
||||
system is not covered, or you would like to build the latest commit, simple
|
||||
instructions for building from source are below.
|
||||
|
||||
[releases page]: https://github.com/zachjs/sv2v/releases
|
||||
|
||||
### Building from source
|
||||
|
||||
|
|
|
|||
|
|
@ -50,7 +50,7 @@ defaultJob = Job
|
|||
, verbose = nam "verbose" &= help "Retain certain conversion artifacts"
|
||||
}
|
||||
&= program "sv2v"
|
||||
&= summary ("sv2v v0.0.1 (" ++ shortGitHash ++ ")")
|
||||
&= summary ("sv2v v0.0.2 (" ++ shortGitHash ++ ")")
|
||||
&= details [ "sv2v converts SystemVerilog to Verilog."
|
||||
, "More info: https://github.com/zachjs/sv2v"
|
||||
, "(C) 2019-2020 Zachary Snow, 2011-2015 Tom Hawkins" ]
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
name: sv2v
|
||||
version: 0.0.1
|
||||
version: 0.0.2
|
||||
synopsis: SystemVerilog to Verilog conversion
|
||||
description:
|
||||
A tool for coverting SystemVerilog to Verilog. Originally forked from the
|
||||
|
|
|
|||
Loading…
Reference in New Issue