luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

updated IEEE standard references in README

This commit is contained in:
Zachary Snow 2019-03-27 03:41:41 -04:00
parent 98d65c4cea
commit 69a5585a7f
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
README.md
View File

@ -1,12 +1,13 @@
# sv2v: SystemVerilog to Verilog
sv2v is a tool for converting [SystemVerilog] into [Verilog-2005], with an
emphasis on supporting synthesizable SystemVerilog features. This project was
originally developed to target [Yosys], and so allows for disabling the
conversion of those [SystemVerilog features which Yosys supports].
sv2v is a tool for converting SystemVerilog ([IEEE 1800-2017]) to ([IEEE
1364-2005]), with an emphasis on supporting synthesizable SystemVerilog
features. This project was originally developed to target [Yosys], and so allows
for disabling the conversion of those [SystemVerilog features which Yosys
supports].
[SystemVerilog]: http://ecee.colorado.edu/~mathys/ecen2350/IntelSoftware/pdf/IEEE_Std1800-2017_8299595.pdf
[Verilog-2005]: https://www.eg.bucknell.edu/~csci320/2016-fall/wp-content/uploads/2015/08/verilog-std-1364-2005.pdf
[IEEE 1800-2017]: https://ieeexplore.ieee.org/servlet/opac?punumber=8299593
[IEEE 1364-2005]: https://ieeexplore.ieee.org/servlet/opac?punumber=10779
[Yosys]: http://www.clifford.at/yosys/
[SystemVerilog features which Yosys supports]: https://github.com/YosysHQ/yosys#supported-features-from-systemverilog