mirror of https://github.com/zachjs/sv2v.git
convert wildcard bindings before interfaces
This commit is contained in:
parent
091520e4cd
commit
5c0f414dfa
|
|
@ -75,7 +75,6 @@ phases excludes =
|
|||
, Convert.ParamType.convert
|
||||
, Convert.SizeCast.convert
|
||||
, Convert.Simplify.convert
|
||||
, Convert.StarPort.convert
|
||||
, Convert.Stream.convert
|
||||
, Convert.Struct.convert
|
||||
, Convert.TFBlock.convert
|
||||
|
|
@ -94,6 +93,7 @@ phases excludes =
|
|||
, Convert.Foreach.convert
|
||||
, Convert.StringParam.convert
|
||||
, selectExclude (Job.Interface, Convert.Interface.convert)
|
||||
, Convert.StarPort.convert
|
||||
, selectExclude (Job.Always , Convert.AlwaysKW.convert)
|
||||
, selectExclude (Job.Succinct , Convert.RemoveComments.convert)
|
||||
]
|
||||
|
|
|
|||
|
|
@ -0,0 +1,21 @@
|
|||
interface Interface(data);
|
||||
input logic data;
|
||||
initial #1 $display("Interface %b", data);
|
||||
endinterface
|
||||
|
||||
module Module(intf);
|
||||
Interface intf;
|
||||
initial #2 $display("Module %b", intf.data);
|
||||
endmodule
|
||||
|
||||
module top;
|
||||
logic data;
|
||||
Interface intf(.*);
|
||||
Module m(.*);
|
||||
initial begin
|
||||
data = 0;
|
||||
#1;
|
||||
data = 1;
|
||||
#1;
|
||||
end
|
||||
endmodule
|
||||
|
|
@ -0,0 +1,11 @@
|
|||
module top;
|
||||
reg data;
|
||||
initial #1 $display("Interface %b", data);
|
||||
initial #2 $display("Module %b", data);
|
||||
initial begin
|
||||
data = 0;
|
||||
#1;
|
||||
data = 1;
|
||||
#1;
|
||||
end
|
||||
endmodule
|
||||
Loading…
Reference in New Issue