mirror of https://github.com/zachjs/sv2v.git
6 lines
166 B
Systemverilog
6 lines
166 B
Systemverilog
|
// pattern: declarations `output x` and `wire \[1:0\] x` are incompatible due to different packed dimensions
|
||
|
|
module top(x);
|
||
|
|
output x;
|
||
|
|
wire [1:0] x;
|
||
|
|
endmodule
|