mirror of https://github.com/zachjs/sv2v.git
5 lines
144 B
Systemverilog
5 lines
144 B
Systemverilog
|
|
// pattern: decl_binop_asgn\.sv:3:13: Parse error: unexpected binary assignment operator in declaration
|
||
|
|
module top;
|
||
|
|
logic x += 1;
|
||
|
|
endmodule
|