mirror of https://github.com/zachjs/sv2v.git
5 lines
55 B
Verilog
5 lines
55 B
Verilog
|
module top;
|
||
|
|
wire x;
|
||
|
|
assign x = 1'bx;
|
||
|
|
endmodule
|