mirror of https://github.com/zachjs/sv2v.git
9 lines
150 B
Systemverilog
9 lines
150 B
Systemverilog
|
module top;
|
||
|
|
function automatic bit foo;
|
||
|
|
input integer x;
|
||
|
|
// no return
|
||
|
|
endfunction
|
||
|
|
bit x;
|
||
|
|
assign x = foo(0);
|
||
|
|
endmodule
|