mirror of https://github.com/zachjs/sv2v.git
3 lines
70 B
Verilog
3 lines
70 B
Verilog
|
`define ALWAYS(trigger) always @(trigger)
|
||
|
|
`include "always_prefix.vh"
|