mirror of https://github.com/zachjs/sv2v.git
7 lines
91 B
Systemverilog
7 lines
91 B
Systemverilog
|
`default_nettype none
|
||
|
|
`resetall
|
||
|
|
module top;
|
||
|
|
assign y = 1;
|
||
|
|
assign x = ~y;
|
||
|
|
endmodule
|