mirror of https://github.com/zachjs/sv2v.git
7 lines
108 B
Verilog
7 lines
108 B
Verilog
|
module top;
|
||
|
|
mod m1();
|
||
|
|
mod #("foo") m2();
|
||
|
|
mod #("bar") m3();
|
||
|
|
mod #("foobar") m4();
|
||
|
|
endmodule
|