sv2v/test/core/interface_nested.sv

16 lines
231 B
Systemverilog
Raw Normal View History

2020-04-14 04:23:03 +02:00
module top;
logic x = 1;
foo f(x);
endmodule
interface foo(input logic x);
bar a(x);
bar b(~x);
endinterface
interface bar(input logic x);
initial begin
$display("bar got %b", x);
end
endinterface