mirror of https://github.com/zachjs/sv2v.git
11 lines
245 B
Systemverilog
11 lines
245 B
Systemverilog
|
module other;
|
||
|
|
parameter STR = "missing";
|
||
|
|
initial $display("other: STR=%s $bits(STR)=%0d", STR, $bits(STR));
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module mod;
|
||
|
|
parameter STR = "missing";
|
||
|
|
initial $display("mod: STR=%s", STR);
|
||
|
|
other #("HI") m();
|
||
|
|
endmodule
|