mirror of https://github.com/zachjs/sv2v.git
8 lines
137 B
Systemverilog
8 lines
137 B
Systemverilog
|
module top;
|
||
|
|
if (1) begin
|
||
|
|
// should not be visible in a top-level VCD
|
||
|
|
wire x;
|
||
|
|
assign x = 1;
|
||
|
|
end
|
||
|
|
endmodule
|