mirror of https://github.com/zachjs/sv2v.git
10 lines
130 B
Systemverilog
10 lines
130 B
Systemverilog
|
module top;
|
||
|
|
task t;
|
||
|
|
input x;
|
||
|
|
begin : y
|
||
|
|
reg z;
|
||
|
|
end
|
||
|
|
endtask
|
||
|
|
initial t(0);
|
||
|
|
endmodule
|