mirror of https://github.com/zachjs/sv2v.git
9 lines
121 B
Systemverilog
9 lines
121 B
Systemverilog
|
module top;
|
||
|
|
typedef enum {
|
||
|
|
A = 0,
|
||
|
|
B, // implicitly 1
|
||
|
|
C = 1
|
||
|
|
} Enum;
|
||
|
|
Enum e;
|
||
|
|
endmodule
|