sv2v/test/write/two.sv

4 lines
35 B
Systemverilog
Raw Normal View History

2021-01-29 00:34:55 +01:00
module two;
logic x;
endmodule