mirror of https://github.com/zachjs/sv2v.git
4 lines
47 B
Systemverilog
4 lines
47 B
Systemverilog
|
interface Interface;
|
||
|
|
logic x;
|
||
|
|
endinterface
|