mirror of https://github.com/zachjs/sv2v.git
5 lines
172 B
Systemverilog
5 lines
172 B
Systemverilog
|
// pattern: drive_strength_uninit\.sv:3:30: Parse error: net with drive strength declaration is missing initialization
|
||
|
|
module top;
|
||
|
|
wire (supply0, supply1) x;
|
||
|
|
endmodule
|