mirror of https://github.com/zachjs/sv2v.git
5 lines
117 B
Systemverilog
5 lines
117 B
Systemverilog
|
// pattern: decl_wire_var\.sv:3:10: Parse error: unexpected var after net type
|
||
|
|
module top;
|
||
|
|
wire var x;
|
||
|
|
endmodule
|