mirror of https://github.com/zachjs/sv2v.git
5 lines
115 B
Systemverilog
5 lines
115 B
Systemverilog
|
// pattern: decl_const_wire\.sv:3:5: Parse error: wire cannot be const
|
||
|
|
module top;
|
||
|
|
const wire x = 1;
|
||
|
|
endmodule
|