sv2v/test/error/undefined_macro.sv

4 lines
33 B
Systemverilog
Raw Normal View History

2020-12-04 03:02:33 +01:00
`SOMETHING
module top;
endmodule