mirror of https://github.com/zachjs/sv2v.git
5 lines
63 B
Verilog
5 lines
63 B
Verilog
|
module top;
|
||
|
|
wire x = 1;
|
||
|
|
initial $display(x);
|
||
|
|
endmodule
|