mirror of https://github.com/zachjs/sv2v.git
5 lines
74 B
Systemverilog
5 lines
74 B
Systemverilog
|
module top(out);
|
||
|
|
output [32 - 1:0] out;
|
||
|
|
reg [31:0] out;
|
||
|
|
endmodule
|