mirror of https://github.com/zachjs/sv2v.git
9 lines
189 B
Systemverilog
9 lines
189 B
Systemverilog
|
// pattern: too many bindings specified for port connections in instance "e" of "example"
|
||
|
|
module example(
|
||
|
|
input x, y
|
||
|
|
);
|
||
|
|
endmodule
|
||
|
|
module top;
|
||
|
|
example e(1'b1, 1'b0, 1'b0);
|
||
|
|
endmodule
|